Kontron COMe-cOHXX Instrukcja Użytkownika Strona 4

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 168
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 3
www.kontron.com
4.1.3 Connector J2JTAG (AMD Embedded Probe) ........................... 38
4.1.4 Connectors J3 and J4 SO-DIMM DDR3 Memory Sockets ................. 38
4.1.5 Connector J5 CPLD ................................................. 39
4.1.6 PCI Express Interface .............................................. 39
4.1.7 USB Interface ...................................................... 39
4.1.8 SATA Interface ..................................................... 41
4.1.9 Audio Interface .................................................... 41
4.1.10 Serial IRQ ..................................................... 41
4.1.11 Graphics Interface ............................................. 41
4.1.12 Ethernet Interface ............................................. 42
4.1.13 SPI Bus Interface .............................................. 42
4.1.14 LPC Bus Interface .............................................. 43
4.1.15 Power Control Interface ........................................ 44
4.1.16 Miscellaneous Circuits ......................................... 45
5 Special Features ............................... 47
5.1 Watchdog Timer (WDT) ................................................ 47
5.2 General Purpose Input and Output (GPIO) ............................. 47
5.3 ACPI Suspend Modes and Resume Events ................................ 47
6 Design Considerations .......................... 49
6.1 Thermal Management .................................................. 49
6.2 Heat Spreader Dimensions ............................................ 49
6.3 Onboard Fan Connector ............................................... 49
6.3.1 Fan Connector Electrical Characteristics ........................... 51
7 System Resources ............................... 52
7.1 Interrupt Request (IRQ) Lines ....................................... 52
7.2 Memory Area ......................................................... 52
7.3 I/O Address Map ..................................................... 52
7.4 Peripheral Component Interconnect (PCI) Devices ..................... 54
7.5 System Management Bus (SMBus) ....................................... 54
7.6 K-Station Resources ................................................. 55
8 BIOS Operation ................................. 56
Przeglądanie stron 3
1 2 3 4 5 6 7 8 9 ... 167 168

Komentarze do niniejszej Instrukcji

Brak uwag